This paper presents FPGA implementation of turbo product code decoder with single error correction BCH component codes. The implementation is based on Chase-Pyn ...

The joint Viterbi detector/decoder (JVDD) is a recently proposed receiver scheme that does both detection and decoding on a single trellis rather than doing detection on a trellis and decoding on ...