RTL Benchmark for SystemVerilog Generation of Communication Protocols” was published by researchers at University of Illinois ...

Bringing together all elements across disciplines and throughout design, simulation, analysis, and validation into one digital engineering methodology.