The presented processor consists of accelerators to increase throughput of the computationally intensive tasks in the algorithm, and a reduced instruction set computing unit to handle the interaction ...