The architecture of an easy-to-use, highly configurable, compiled pipelined multiplier is described. The multiplier is designed for use in high-performance pipelined data paths such as those found in ...

A new test generation technique for path delay faults in circuits employing scan/hold type flip-flops is presented. Reduced ordered binary decision diagrams (ROBDDs) are used to represent Boolean ...