Abstract: This paper presents implementation of flip flops and 3 bit binary up counter using Modified Quasi State Energy Recovery Logic (MQSERL). Two phase power clock supply and its 180 0 phase ...

This paper describes an analysis of the damping of unbalanced magnetic pull (UMP) in salient pole synchronous machines due to parallel stator circuits. Measurements of the UMP and currents in the ...