I wanted to write a post about doing state machines in Verilog ... The PDF file supplied with the original program is pretty instructive. The idea is you instantiate the logic analyzer core ...