Another limitation of using Verilog module instantiations for assertion checking is the lack of flexibility of the argument syntax. Although Verilog parameters provide some flexibility, for example in ...