The compiler can also infer counters which are lots of flip flops: reg [3:0] ctr; always @(posedge clk) begin if ... The Verilog tool will recognize this is a flip flop with synchronous reset.