In this paper, we propose a temporal decimal multiplier design that reduces the area and pin count compared to an equivalent binary multiplier. In this design, we have efficiently embedded ...

A reconfigurable and programmable streaming processor core complemented with interconnected arithmetic units for the acceleration of floating-point operations is presented in this paper. The streaming ...