In some cases, this is true of Verilog as well. Some lines of code turn into pretty straightforward logic gates. For example, Both of these statements will generate a few simple logic gates.