Knowledge Center Design for Test (DFT) Techniques that reduce the difficulty and cost associated with testing an integrated circuit.

This paper explores the trade-offs of reducing scan test patterns during Wafer Sort, accepting additional packaging costs, and screening more chips during Package Tests. Previous works proposed ways ...