Abstract: We proposed a area efficient architecture implementation ... the LUT size and parallelism in the FIR filter by processing multiple bit at a time. We presented 16-tap FIR filter in serial and ...

In our work, we demonstrate a single image defogging capability for live video on a SoC with parallel SIMD engine. We present the trade-offs and complications that need to be addressed for single ...