In this paper, modeling and parameter extraction of semiconductor devices for simulation and design optimization of ESD protection circuits on BCD technologies were discussed. Concepts on developing ...

An automated signoff-level full-chip design verification methodology for electrostatic discharge (ESD) protection is established in foundries, integrated device manufacturers (IDMs), and semiconductor ...