In today’s highly competitive semiconductor industry, chip-design companies ... to reduce the test data volume and test time, which in turn reduces the test costs. Hence the scan compression logic ...

For this reason, any successful design-for-yield (DFY ... Because a cell may have many physical neighbors, test-pattern algorithms that expose these neighborhood faults can become quite complex ...