Thus, OCC (on-chip clock controller) design and location is a very important consideration with hierarchical test. Figure 1 is a logic diagram for an OCC provided in the Mentor AppNote MG580225. This ...

A new test access architecture dramatically speeds and simplifies critical design-for-test tasks for next-generation ICs based on 2.5D and 3D architectures.