Reset usage in Data Path & Control Path in ASIC A common belief with most designers ... The designer should not mix the resettable and non resettable Flip-Flops in the same Verilog procedural block or ...