News

Design-Reuse4mon
verilog to block diagram IP core / Semiconductor IP / Silicon IP
The Digital Blocks DB9000AXI LCD / OLED Display Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA AXI Protocol Interconnect to a LCD or OLED display panel. ... The ...
Design-Reuse15y
System Verilog based Generic Verification Methodology for IPs/ASICs/SOCs: A Case Study - Design And Reuse
Figure-1: Block Diagram of DUT. 3.0 Directed Verification of DUT-Legacy/existing environment. Figure-2 below shows the legacy Verilog based verification environment which was earlier used to verify ...