To test our code, we need a testbench which is just a way to say a piece of Verilog code that works like the outside world to our unit under test (in this case, the whole design).

2. Reusing the test bench As we already had the Verilog testbench in place for our Directed Test cases, we implement the “constraint driven coverage based randomization†in System Verilog by ...