Design of FPGA Based 32-Bit Floating Point Arithmetic Unit and Verification of Its VHDL Code Using MATLAB Most of the algorithms implemented in FPGAs used to be fixed-point.