This repository contains a simple yet modular implementation of a 1-bit Arithmetic Logic Unit (ALU) using Verilog HDL. This design forms the basic building block for constructing larger multi-bit ALUs ...