This paper presents a new approach to implement Reed-Muller universal logic nodule (RM-ULM) networks with reduced delay and hardware for synthesizing logic functions given in Reed-Muller (RM) form.