News
Navigation Menu Toggle navigation. Sign in Appearance settings ...
Matrix_Convolution_fixed_size is an FPGA HLS design for 2D convolution on fixed‐size matrices (e.g., 64×64 image with 3×3 kernel), using array flattening, array partitioning, and exact bit‐width types ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback