Verilog-based FPGA project implementing an 8-to-3 Dynamic Priority Encoder and an 8-bit Barrel Shifter, designed for Prism Studio’s FPGA Prototyping Internship.