In the timing-based approach, a fixed-frequency master clock (100 MHz or 10 ns/cycle for this example) is divided to make a desired clock frequency (47.6 MHz or 21 ns/cycle in this case).