SystemVerilog is a set of extensions to the Verilog hardware description language and is expected to become IEEE standard 1800 later in 2005. ... Doulos also publishes the SystemVerilog Golden ...