In both VHDL and Verilog, a string literal is a 1-D array of characters enclosed in quotation marks ( ” ” ). There are two kinds of string literals: character and bit. Character-string literals are se ...