Each module can receive data from either of the two ADCs or a test signal generator ... includes the board’s entire FPGA design as a block diagram that can be graphically edited in Xilinx's ...