In the counter1.v program, the module “counter” was instantiated by test, and only test is not otherwise instantiated, so test is the root. With Icarus Verilog, programmers can either allow this ...