A typical DDR2 memory controller is show in the block diagram in Figure 2. The PHY is responsible for the physical interface between the DDR DRAM and the rest of the system. Timing is controlled ...

3. Performance Calculation setup in simulation The memory controller IP has specman based verification testbench. The same has been extended for doing the performance calculation. The block diagram of ...