In some cases, this is true of Verilog as well. Some lines of code turn into pretty straightforward logic gates. For example, Both of these statements will generate a few simple logic gates.

Standard cell libraries have been a mainstay of chip design for many decades since the inception of logic synthesis and composition methodologies. Cell library IP typically contains Verilog models ...