You could also use an equal sign here to create a blocking assignment ... The variables need to be initialized. Verilog provides an initial block that is usually not valid for synthesis ...

2. Basic Building Blocks Verilog most important building blocks are module, always and initial blocks, continuous assignment and gate or module instantiation. Module is the container that includes ...