The diagram below, which was taken from the Intel paper referenced in the introduction, gives a high-level perspective of the parts that must be added to the cache and memory hierarchy for the ...